← Back to opportunities

Sr./ lead design verification

📍 Location
Bengaluru
⏰ Job Type
Full-time
📅 Posted
June 04, 2026

About the Role

Experience: 4 to 12 Years.
Location: Bangalore.
Must have hands-on experience coding in System Verilog/UVM.
Experience developing testbenches for block level or IP level verification.
Experience working on subsystem or So C level would be helpful.
Candidates should be proactive in communication and be able to work independently to self-manage the deliverable as per the schedules.
Developing and maintaining block level test benches.
Vplan, regression and coverage closure.
Work on testbenches with real number modeling.
Netlist and Gate level simulations.
Notice Period: 30 to 90 days

Ready to Join Through a Referral?

Apply now and get connected directly with the hiring team

Apply for this Position