← Back to opportunities
At-least6+ years of experienceinSystem Verilog HVL and C++/C At-least 6+ year of experience inUVM. Experience in complete verification cycle which includes development of test plan, BFM/Driver/Monitor/Scoreboard component development and integration in test bench, stress/corner testing, failure debug, gate level simulations, assertions, and coverage closure. Proficient inSVTB/UVM, C++ testbench Understand DSP is a plus Subversion for Repository and Bugzilla is also a Plus Proficient in debugand assertions coding Verification closure with team At-least 6+ years of experienceinSystem Verilog HVL and C++/C At-least 6+ year of experience inUVM. Make/Perl/Python / any script Any protocol experiace is fine Ensur...
About the Role
Description
:What candidate will Be Doing:
What We Are Looking For:
Ready to Join Through a Referral?
Apply now and get connected directly with the hiring team
Apply for this Position